The LEON3 processor core is a synthesizable VHDL model of a 32-bit processor compliant with the SPARC V8 architecture. The core is highly configurable and particularly suitable for system-on-a-chip (SOC) designs. The configurability allows designers to optimize the processor for performance, power consumption, I/O throughput, silicon area and cost. The core is interfaced using the AMBA 2.0 AHB bus and supports the IP core plug&play method provided in the Gaisler Research IP library (GRLIB). The processor can be efficiently implemented on FPGA and ASIC technologies and uses standard synchronous memory cells for caches and register file. The LEON3 core is also available in a fault-tolerant version immune to single event upsets (SEU) for use in space and other high-reliability applications. To promote the SPARC architecture and simplify early evaluation and prototyping, the processor and the associated IP library are provided in full source code under the GNU GPL license for evaluation, research and educational purposes. A low cost commercial license is available for commercial applications.

The LEON3 processor is highly configurable, allowing the designers to select and configure functional blocks to optimize the processor for a specific application.
LEON3 architecture and features

LEON3 is a 32-bit processor based on the SPARC V8 architecture. It implements an advanced 7-stage pipeline with separate instruction and data cache buses (Harvard architecture). The processor supports the full SPARC V8 instruction set, including the MUL, MAC and DIV instructions. An optional IEEE-754 floating-point unit (FPU) provides support for both single- and double-precision floating-point operations. The cache system supports multi-set caches with up to 4 ways per cache, 256 kbyte per way and a choice of LRU, LRR or random replacement policy.

LEON3 can be utilized in asymmetric multiprocessing (AMP) or synchronous multiprocessing (SMP) configurations. Up to 16 processor cores can be implemented in a system, with a typical four-processor system capable of delivering up to 1600 Dhrystone MIPS of performance. The processor provides hardware support for cache coherency, processor enumeration and SMP interrupt steering. A unique debug interface allows non-intrusive hardware debugging of both single- and multiple-processor systems, and provides access to all on-chip registers and memory. Trace buffers for both instructions and AMBA bus traffic are provided. An AMBA round-robin arbiter provides fair bus utilization for the processors. Each processor can be configured to use a separate IEEE-754 compliant FPU, or to share one common FPU in area critical designs.

The basic LEON3 processor core (pipeline, cache controllers and AMBA AHB interface) consumes approximately 25,000 gates and can be implemented on ASIC and FPGA technologies. Using Xilinx Virtex-5 FPGAs, a clock frequency of 140 MHz can be achieved. On a typical 65 nm standard-cell technology, over 650 MHz can be reached.

LEON3 Fault Tolerant version for aerospace, military and critical applications

LEON3 is the successor of the ERC32 and LEON2 processors developed for the European Space Agency (ESA). The ERC32 and LEON2 devices are currently used in European and international space programmes. The experience from the previous processor developments has been used to design the Fault Tolerant version of LEON3 (LEON3FT). The LEON3FT core is used in SOC developments initiated by ESA and has been incorporated amongst others in the UT699RH device from Aeroflex and the RTAX FPGA devices from Actel.

LEON3FT is fault tolerant and Single Event Upset (SEU) immune by design, protecting all on-chip memories and registers. For space applications this is a mandatory requirement due to the severe radiation environment. As the manufacturing technology is scaled towards finer geometries the probability for SEUs is increasing. With present technology (130 -180 nm) this phenomena must be addressed at high altitudes (commercial and military aircraft). For newer technologies (45-65 nm) these effects will occur on ground level and need to be handled in critical applications such as medical equipment and transportation. The fault tolerance of LEON3FT has been implemented with a minimum of gate count overhead and timing penalty compared to the standard LEON3 version.
GRLIB IP library improves SOC design by reducing development time and cost

To achieve optimum performance and minimum cost for a SOC design, it is mandatory to reuse existing IP cores and at the same time be able to configure these cores for the specific application. The overall concept of the GRLIB IP library is to provide a standardized and vendor-independent infrastructure for IP cores.

Integrating third-party IP cores from different suppliers can require significant adaptation and harmonization of both functional and logistical (tool-oriented) interfaces. The GRLIB IP library enhances the development of SOC devices by providing reusable IP cores with common functional and logistical interfaces.

A key aspect to IP core integration is to ensure vendor independence at both core and tool level. The GRLIB IP library is designed to be easily portable to different CAD tools and target technologies. It does not depend on any vendor specific interface or technology that need to be licensed or procured. It is designed to allow contributions or extensions from other parties.

GRLIB is designed to be “bus-centric”, i.e. it is assumed that most of the IP cores are connected through an on-chip bus (AMBA 2.0 AHB or APB buses). Plug&Play information from the IP cores connected to the AMBA buses is available to simplify software development and debugging.

Software environment based on standard development tools and operating systems

The software development environment for LEON3 consists of a range of popular open-source and commercial tools and embedded operating systems. The operating systems range from very small footprint task handlers to full featured Real-Time Operating Systems (RTOS).

The VxWorks SPARC port supports LEON3 and provides drivers for standard on-chip peripherals. The port supports both non-MMU and MMU systems allowing users to program fast and secure applications. Along with the graphical Eclipse based workbench comes the extensive VxWorks documentation.

The ThreadX SPARC port supports LEON3 and its standard on-chip peripherals. ThreadX is an easy to learn and understand advanced pico-kernel real-time operating system designed specifically for deeply embedded applications. ThreadX has a rich set of system services for memory allocation and threading.

Nucleus is a real time operating system developed by Mentor Graphics that offers a rich set of features in a scalable and configurable manner. The SPARC port includes BSP and drivers for all standard LEON3 on-chip peripherals. Linux support for MMU based LEON3 systems is furnished through a special version of the SnapGear Embedded Linux distribution, which is

Example system-on-a-chip design with multiple LEON3 processor cores and other IP cores from GRLIB
The TSIM simulator can be controlled for example from DDD via the gdb extended remote protocol.
Extensive debug monitor, GRMON for quick hardware and software validation

GRMON is a debug monitor for the LEON3 Debug Support Unit (DSU), providing a non-intrusive debug environment on real target hardware. The DSU can be controlled through any AMBA AHB master and GRMON supports communication through a large number of interfaces. It can operate in stand-alone mode or attached to the GDU debugger (gdb). In stand-alone mode, LEON3 applications can be loaded and debugged using a command line interface or via a graphical user interface. Numerous commands are available to examine data, insert breakpoints and advance execution. When attached to gdb, GRMON acts as a gateway and translates the gdb extended remote protocol to debug commands on the target.

The GrmonRCP graphical user interface for GRMON is based on the Eclipse Rich Client Platform (RCP). It provides a comprehensive and customizable interface to all GRMON functions.

Features
- Read/write access to all registers and memory
- Downloading and execution of LEON3 applications
- Disassembler and trace buffer management
- Breakpoint and watchpoint management
- Command line mode or graphical user interface
- Remote connection to GNU debugger (gdb)
- Auto-probing and initialization of LEON3 peripherals and memory settings
- Supported debug interfaces: PCI, USB, Ethernet, JTAG, UART, SpaceWire with RMAP

LEON3 boards for fast prototyping and evaluation

Several FPGA boards are available to support early development and fast prototyping of LEON3 systems. The boards are provided with volatile and non-volatile memory, as well as serial, USB and Ethernet interfaces. This makes them ideal for implementing LEON3 designs. The boards are based on Xilinx or Actel FPGA devices and are capable of operating stand-alone or attached to PCI / CPCI backplanes. The boards support the implementation of LEON3FT based fault tolerant systems.
Applications

Ground-based applications (LEON3)
• Automotive
• Multimedia (MP3, DVD players etc.)
• GPS receivers
• Set-top boxes (satellite receivers etc.)
• General SOC platforms
• Wireless and mobile phone applications

The LEON3 processor IP core is highly configurable and is suitable for system-on-a-chip (SOC) designs. The processor combines high performance and an advanced architecture with low gate count and low power consumption. Implementing the SPARC V8 architecture (IEEE-1754), the LEON3 processor offers a truly open and well-supported instruction set.

Aerospace applications (LEON3FT)
• Avionics Equipment
• Data Handling Systems
• Attitude and Orbit Control Systems
• Instrumentation Control
• Payload Control
• General-purpose radiation-hardened processor

The LEON3FT processor implements unique fault-tolerance features that allow it to function correctly also in the severe space environment. The processor includes on-chip error-detection and error-correction logic to detect and remove any soft error caused by cosmic radiation.

Feature and performance summary

The LEON3 processor has the following features:
• SPARC V8 integer unit with 7-stage pipeline
• Hardware multiply, divide and MAC units
• Interface to high-performance IEEE-754 FPU
• Interface to custom co-processors
• Separate instruction and data cache
• Multi-way caches: 1-4 ways, 1-256 kbytes/way, random, LRR or LRU replacement policy
• Data cache snooping
• On-chip zero-waitstate scratch pad memory
• SPARC V8 Reference Memory Management Unit with hardware table walk
• Power-down mode
• Debug support unit and instruction trace buffer
• AMBA 2.0 AHB and APB on-chip buses

The GRLIB IP library contains the following IP cores:
• AMBA AHB arbiter/multiplexer with plug&play support
• AMBA AHB/ APB bridge
• Bi- and Uni-directional AMBA AHB/ AHB bridges
• 8-, 16-, and 32-bit PROM and SRAM controller
• 32-bit PC133 SDRAM controller (mobile support)
• 16-, 32- & 64-bit DDR controller (mobile support)
• 16-, 32- & 64-bit DDR2 controller
• 32-bit SSRAM controller
• UART, timers, interrupt controller and GPIO port
• 32-bit Initiator / Target PCI interface (FIFO/DMA)
• PCI trace buffer
• 10/100/1000 Mbit Ethernet MAC
• USB 2.0 Host Controller / Device Controller
• CAN 2.0B Bus Controller
• SpaceWire with RMAP
• I2C Master / Slave controller
• SPI Master / Slave controller
• VGA controller with DMA
• PS2 controller
• IDE/ATA controller with DMA
• Mil-Std-1553B BC/RT/MT
• 128-bit, 192-bit and 256-bit AES Encryption/Decryption
• Elliptic Curve Cryptography (ECC)
• Combined ADC / DAC interface
• CCSDS/ECSS Telemetry and Telecommand
• Pipelined single- and double-precision IEEE-754 FPU
• Technology-independent memory, PLL and pad wrappers

<table>
<thead>
<tr>
<th>Technology</th>
<th>MHz</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSMC 65 nm ASIC (std-cell)</td>
<td>800 MHz</td>
<td>25 kgates</td>
</tr>
<tr>
<td>UMC 130 nm ASIC (std-cell)</td>
<td>400 MHz</td>
<td>25 kgates</td>
</tr>
<tr>
<td>UMC 250 nm ASIC (rad-hard)</td>
<td>80 MHz</td>
<td>25 kgates</td>
</tr>
<tr>
<td>Virtex-5 FPGA</td>
<td>125 MHz</td>
<td>3,500 LUT</td>
</tr>
<tr>
<td>Virtex-4 FPGA</td>
<td>125 MHz</td>
<td>3,500 LUT</td>
</tr>
<tr>
<td>Altera Stratix-3 FPGA</td>
<td>150 MHz</td>
<td>3,500 cells</td>
</tr>
<tr>
<td>Altera Stratix-2 FPGA</td>
<td>125 MHz</td>
<td>3,500 cells</td>
</tr>
<tr>
<td>Actel ProASIC3 FPGA</td>
<td>40 MHz</td>
<td>6,500 cells</td>
</tr>
<tr>
<td>Actel AX2000 FPGA</td>
<td>30 MHz</td>
<td>4,000 cells</td>
</tr>
<tr>
<td>Actel RTAX2000S FPGA</td>
<td>25 MHz</td>
<td>4,000 cells</td>
</tr>
</tbody>
</table>